The demand for high performance embedded processors,
INTRODUCTION
From the past few years, consumer electronic industry, toys to high end game consoles and from mp3 players to PDAs and Laptops, is growing with sky rocket speed. One of the primary requirements for these embedded systems is high performance with minimal silicon area cost. Most of consumer based embedded processors require custom built ISAs in contrast to general purpose processors. The ISA of a general purpose processor is designed to meet the requirements in a variety of domains. So a general purpose processor is not suitable to meet the high performance requirement of application specific circuits. Thus Application Specific Instruction Set Processors (ASIPs) are the promising way to enhance the computation performance of consumer based embedded systems [7] , [13] . Moreover cost and time to market is also much important for consumer electronics [6] and ASIPs allow high performance with automatic design even for high level architecture. It also `affects the cost as embedded applications are developed in huge quantity, a small decrease in amount effects a lot. ARM [1] , a 32 bit reduced Instruction set architecture is a common example.
Instruction Level Parallelism exploits parallel execution by utilizing independent instructions within a program such as memory load/store, addition/multiplication instructions etc. Normally ILP architectures are transparent to users. One primary difference between ILP processor and normal RISC based machine is that ILP processors require more hardware resources to perform parallel execution. There are two most common processor architectures that exploit instruction level parallelism, VLIW [25] processors and Superscalar processors [26] . Superscalar processors are sequential architectures that in which program do not provide any explicit information about parallelism. So program does not know the presence of dependencies present in a program rather it is the task of hardware to find the dependencies between instructions. The primary issue in superscalar processors is how to execute instructions in parallel. As the superscalar processors support sequential execution, rather to execute multiple instructions in single clock cycle, it is more convenient to increase the clock speed up to number of instructions to execute in parallel and issue only one instruction in a single clock cycle. In superscalar processors, it is known as super pipelining [27] . One major problem in superscalar processors is unpredictable branches that reduce the level of performance. This problem can be solved to some extent with speculative execution in which conditional branches are executed first before their control dependencies branches are issued. Many architectures are designed to support speculative execution [13] , [14] but hardware can only support a small amount of parallelism up to fetched instructions. The drawback of superscalar processors is the increase in architecture complexity. Because dependence check, branch predictor, reorder buffer introduce makes architecture complex. VLIW architecture also exploits instruction level parallelism. In order to exploit parallelism system must have knowledge about the independent instructions present in the program. In spite of superscalar processors, in VLIW processors the compiler identifies the presence of parallelism within a program and forward the information to the hardware about the instructions that are independent to each other. Now the hardware does not need to investigate about dependencies. Hence the scheduling and dependence check is moved from hardware level to compiler level so there is a great affect on circuit complexity. VLIW fetches only one instruction per clock cycle that consists of different operations for different processing units to execute in parallel. ILP supports out of order execution in which instructions are rearranged to reduce the interference between computation and memory reference instructions. Two types of instruction scheduling exist in ILP processors, Static ILP scheduling architectures and Dynamic ILP scheduling architectures. In static architecture scheduling is not performed at run time because processor assume that compiler already schedule the instructions and instructions are issued in the same way as they come to machine program [19] , [20] . In dynamic scheduling is performed at run time using dedicated hardware. But the performance of ILP processors is limited to the number of independent instructions present in a program. To enhance the performance of ILP design, there must be more independent instructions in a program that can be executed in parallel.
Simultaneous Multithreading (SMT) processors, in contrast to ILP allow multiple independent threads to issue multiple processing units. The main purpose of SMT architecture is the maximum processor utilization in the presence of long memory latencies and limited parallelism present in a single thread. SMT exploits some features of superscalar processors such as to issue multiple instructions and also have hardware support to fetch instructions from multiple threads. Thus SMT is a technique which supports the multiple instructions from multiple threads at the same time, hence exploits both ILP and TLP. In SMT processors parallel threads come from multithreaded, parallel program or from independent multi programs. And instruction level parallelism obtains from a single thread or from a single program. In [9] , SMT processor's working is discussed and how they are different from other multithreaded architectures and superscalar processors. There are two types of wastes in any type of processor design, horizontal waste and vertical waste. Horizontal waste occurs when all issue slots in single cycle are not filled with instructions. The amount of Horizontal waste is the number of empty slots. The Vertical waste occurs when there is no instruction issued to any issuing slot i.e. all slots is empty as shown in the figure 1.
Normal superscalar processors exploit instruction level parallelism. They execute multiple parallel instructions from a single thread i.e. instructions that are independent to each other. Thus the performance of superscalar processors certainly depends upon the number of independent instructions present in a thread. On the other hand multithreaded processors fetch all instructions from same thread in a single cycle. In next clock cycle they switch the context to new thread and now execute instructions from this new thread. The primary effectiveness of multithreaded processors is that these can tolerate memory latencies thus reducing the vertical waste but they cannot reduce the horizontal waste because they still depend on the independent instructions present in a thread to reduce horizontal waste. In the second section we will discuss some previous work done to design processors especially for embedded applications. In third section we described our proposed model and effects of area and throughput.
RELATED WORK
There is a lot of work have been evolved to increase the performance of processor. There is large gap between processor's computation speed and memory speed. This is the primary reason in degrading the performance of embedded systems. Many techniques have been evolved to reduce this gap. Pre fetching, multilevel caches, compiler optimization are some of these techniques. To enhance the computation performance of embedded systems, ILP and TLP are two most used approaches. Different models have been proposed to enhance performance by exploiting these two techniques. Some of these models are discussed here.
An architecture is proposed in [16] that exploits both TLP and ILP. To exploit TLP, the design contains much thread processing units and each of these processing units its own program counter, cache memory to perform speculative execution and instruction execution path. It can execute multiple instructions from different threads. But there is a large area because of multiple caches, program counters and ALUs.
Another model proposed in [17] , [19] , known as EPIC. This model is an enhancement of VLIW but also exploit some features of superscalar processors. Intel's IA-64 [18] was first commercially available ISA that was based on EPIC.
SMTA, proposed in [21] , consists of a number of thread slots and a thread dispatcher. Each thread slot has its own program counter, instruction and decode unit. 
C-SLOW PROCESSOR DESIGN
Basic concept of C-slow technique is briefly discussed first. C-slow is a technique that is used to improve the performance especially when there is feedback loops in the design. In the presence of feedback loops, processor cannot exploit the parallelism because next computation is only possible when results of previous computation are available. Hence in these cases we cannot exploit ILP or TLP by simply introducing pipelining registers or using multiple processing units. C-slow was proposed by Leiserson et al. [28] to enhance computation performance in the presence of feedback loops. Figure 3 illustrates the difference between conventional pipelining and C-slow retiming [29] . feedback path is represented in (c). Here feedback is the critical path. After C-slow and retiming circuit is represented in (d) and (e) respectively. Now in every clock cycle, the circuit can process two independent computations by taking data from two independent streams. Hence the input register needs not to wait for the feedback computation results to fetch another input. From above described figure, C-slow is technique that enhances throughput by replacing each register with C number of registers. And C numbers of computations are possible simultaneously.
C-slow Processor Architecture consists of registers such ac program counter address register etc. are replaced by C registers as shown in figure 4 . All other architecture remains same. The biggest complications in architecture are the implementation of various types of memories. The first type provides the C-slow semantics complete independence, where a thread has a complete independent view. This is applicable to the register file and state registers. In C-slow design, the register file is increased C times.
Fig. 4. A generic C-slow processor Architecture
A hardware thread counter is used to select the group of registers which is being used, so that each can see its own set of registers and all read and writes of different threads are going to different locations.
The second type of memory is completely shared such as main memory and cache memory. Normally these memories are placed out of C-slow portion. There are two ways to access to access cache memory. If the cache is physically addressed, to enhance the throughput just required pipeline the cache so that interlocked read/write instructions has time to be completed. In contrast, when virtually addressed caches are used, they require some way so that one thread cannot access the memory of other thread and require a record to be maintained for virtual to physical address mappings to ensure coherency between threads.
Third one is dynamically shared in which a hardware thread ID or software thread context ID is tagged to each thread. This is best approach for branch predictors and similar caches. These types of memories do not need to be increased in size.
C-slow as Multithreading are elaborated. There are numerous architecture proposed to exploit multithreading. All these architectures share same idea: increasing system throughput by executing multiple threads simultaneously. These architectures can be categorized into four classes: always context switching (Heap and Tera [30] ), SMT, context switching on event and interleaved multithreading.
The primary idea of C-slow retiming is applicable to highly complex designs such as microprocessors. In those cases, it is not simply a matter of adding registers and balancing delays. The changes in the design are comparatively small than the benefits. The C-slow design produces a simple, statically scheduled, high clock rate, multithreaded design, similar to interleaved multithreaded design. C-slow processor architecture alternates between fixed numbers of threads in a round-robin manner creating the illusion of a multiprocessor system. C-slowing needs three design changes, increasing register file size and modifying TLB, changing cache interface, and modifying interrupt routines.
To create the illusion that each thread is processing on a separate processor i.e. multiple threads are executing on multiple processors, each thread has its own translational memory. This can be performed by increasing size of TLB by C times so that each thread accesses its own set.
SIMULATION RESULTS
In order to check the performance of proposed C-slow processor over simple processor, a simple instruction set architecture is designed as given in appendix. The given ISA is implemented on SPARTAN 3 FPGA to test the performance of C-slow processor against simple design. And check the results of execution of multiple threads from different applications. When C number of threads is executed on a simple pipelined design, total number of clock cycles is equal to the sum of clock cycles required to execute C number of single threads. When the same test is performed on C-Slow-based design, total number of clock cycles required to execute C number of threads is equal to
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the thread which requires maximum clock cycles. Fig.5 represents the execution results of one; two and three threads respectively on simple pipelined design and C-slow based design. Table 1 represents SPARTAN 3 FPGA device utilization summary of simple processor while fig.7 shows brief summary of same device utilization when 3-slow design is implemented. Hence from the simulation results, it was observed that Cslowing is a promising technique to increase the performance of system especially when the system have to complete same task multiple times as in embedded systems.
Fig. 5 Comparison of number of clock cycles vs number of threads

CONCLUSION
From all previous discussion, from introduction to simulation results, one thing that is clear that for consumer electronics especially embedded system designs, SMT is the most promising way to enhance the performance. We have discussed many techniques to implement the SMT with different proposed models. One thing that is common in all these that they enhance performance by increasing number of processing units such as arithmetic and logic unit (ALU), floating point unit (FPU), and others that are the primary cause to increase the area of the system.
Most of embedded systems are area critical i.e. they require maximum performance with minimum area. To achieve this goal, we proposed C-slow processing technique. The most advantage of this technique, as discussed in simulation results, it use the available resources not from external resources and enhance the performance. From the simulation results, it is clear that 3-slow processor can compute 3 threads simultaneously i.e. producing the effect of three processing units are present in the design. 
